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Abstract
Optical backplanes are of increasing interest for commercial and military avionic processors, and for commercial
supercomputers. Projected interconnection density limits of electrical interconnects are rapidly becoming a bottleneck,
preventing optimal exploitation of electronic processor capability. A potential obstacle to the commercial development
of optoelectronic interconnect components for backplane-based systems is the small market for such specialized
technology. In order to ensure that a cost effective solution is available for backplane based systems, commonality with
a higher volume application will be required. We describe optical packaging techniques for board level waveguides and
multichip modules which exploit materials, processes and equipment already in widespread use in the electronics
industry, and which can also be applied to a wide range of optoelectronic modules for local area network and
telecommunications applications. Rugged polyetherimide waveguides with losses of 0.24 dB/cm have been integrated
with conventional circuit board materials, and optoelectronic die have been packaged in a multichip module process
using equipment normally used for purely electronic packaging. Practical optical interlaces and connectors have been
demonstrated for board-to-backplane and board-to-multichip module applications, and offer increased pincount over their
electrical counterparts while retaining compatibility with existing electrical connector alignment and fabrication tolerances.
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1. Introduction
Processors for aerospace applications are highly demanding in all areas of their performance. Space is typically at a
premium, and the competing products may be evaluated in their marketplaces on the basis of the throughput per unit
volume and per unit weight. The cost associated with such products is also an important parameter. As system clock
speeds increase, and as greater functionality is bestowed on a given cabinet, further demands are placed on the
processor. Increased power dissipation may force the adoption of complex liquid cooling techniques, while increased
component counts have dictated a move from conventional packaging and board assembly technology to chip-on-board
or multichip module (MCM) packaging technologies. In turn, the increased component count has resulted in increasing
stress on electrical interconnects at a number of levels [1]. While projections of reduced power dissipation have been
made for optical interconnects at the backplane level compared to electrical technology, optics is likely to find its first
introduction in such systems in situations in which practical limits for current technology have been reached. Such
situations include board-to-backplane connectors in which system designs are constrained by the maximum number of
electrical pins available in a manufacturable component, or in the number of inputs and outputs which can be provided
in a multichip module.
While the use of fiber optics between cabinets is well established, with examples of deployment of fiber in commercial
and military airborne platforms in addition to commercial computer systems, interconnects within a single cabinet have
only recently received significant attention. If only a small number of optical interconnects is required, and if the
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interconnectfunctionality is that of a point-to-point interconnect, then optical fiber is suitable, although costly to implement
as the cost of assembly scales directly with the number of fibers. If a bus is required however, or any degree of fanout
is needed, than fiber becomes cumbersome due the bulk associated with fiber splitters. Furthermore, any degree of
parallelism in the interconnect will severely limit the number of interconnects which can be added to a system as little
volume may be available in the cabinet. The significant amount of labor involved in assembling the backplane renders
fiber unsuitable as a scalable, long-term solution. The situation is analogous to attempting to hard wire the interconnects
required for a computer motherboard using micro-coax or twisted pair. As with electrical technologies, a more cost
effective solution is to exploit printed wiring board manufacturing procedures to implement a backplane for which the
fabrication cost is independent of the interconnect functionality or complexity. Since electrical interconnects of some
form will always be required even in a system in which the highest speed interconnects are implemented optically, cost
will further be minimized by using a common set of fabrication equipment for both optical and electrical interconnects.
Requirements for denser packaging of electronic components in a system are driving increased interest in multichip
module packaging for aerospace products. In such systems, area on a board is at a premium, while the height of
components on a board is limited due to the need to minimize board spacing. If optical interconnects are to be added
to a system employing multichip modules, the most efficient use of the available space will be obtained by packaging
the required optoelectronic devices with electronic die in the same package. Location of optoelectronic die in a separate
module from the electronic devices cannot eliminate the problem of pinout limitations in multichip modules, since the
same electrical interconnects between modules which are projected to become a system design bottleneck would be
required to interlace to the transmitter and receiver electronics. A further motivation for co-locating electronic and
optoelectronic die is one of cost. If a common packaging technology can be used, the need for two sets of specialized
equipment is eliminated. Further economies can be introduced if the packaging techniques used to fabricate the multichip
modules can also be used to implement the optical waveguides on the motherboard and daughterboards.
Desirable features of a waveguide system for backplane level optical interconnects are:
-Compatibility with printed wiring board fabrication techniques
-Compatibility with established multichip module fabrication techniques
-Acceptable lifetime (20 years) in typical operating environments
-Optical characteristics compatible with typical system insertion requirements (0.1dB/cm loss for maximum versatility)
-Low manufacturing cost
Our approach to meeting these requirements has been to develop a passive, multimode polyimide waveguide
interconnect system which can be directly applied to both multichip modules and to printed wiring boards, and to develop
connector and interface technologies which allow those components to be integrated into systems to add the required
features of optics while maintaining compatibility with established electrical system assembly tolerances, practices,
equipment and materials. In this paper we describe each of the components required to implement a scalable,
manufacturable optical backplane, and present recent results on the performance of both individual components and
a number of sub-systems.
2. System hardware requirements
Cabinet level products for aerospace applications may incorporate many different signal formats and interconnect
functionalities. Power and ground planes are invariably required, while low and high speed analog and digital signals
may be used in a point-to-point architecture or in one of a number of bus schemes. The interconnects must be integrated
into multilevel circuit boards, and must survive the short term stresses imposed by the circuit board manufacturing
techniques in addition to the long term assaults of typical operating environments.
In adding polymer waveguide optical interconnects to a backplane-based system, an important characteristic is the
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optical loss of the waveguides. The waveguide system must be little affected by the process of incorporation into the
system, and also by exposure to the temperatures encountered in typical systems. Instantaneous or long-term aging
effects should not cause the waveguide loss to exceed 0.1 dB/cm at the operating wavelength of choice. Higher losses
than this are acceptable for a limited number of systems. To ensure a manufacturable solution, multimode waveguides
should be employed unless an overriding case exists for the use of single mode. Near-term insertions will not require
optical switching, eliminating one of cited motive for the use of single mode technology. Whatever physical medium is
used, the transmission path should not degrade the signal-to-noise ratio beyond a point where acceptable bit error rate
performance is attainable, either with or without error correction techniques. Typical requirements are 10.15. In the case
of multimode waveguide interconnects, careful design of the complete optical path will be required to minimize the effects
of modal noise [2]
Figure 1 shows our overall approach to optical backplanes for intracabinet applications. Foundry-produced optoelectronic
receivers and either vertical cavity surtace emitting lasers (VCSELs) [3] or waveguide modulators [4] are integrated into
multichip modules along with existing processor electronics. Multimode polymer waveguides are integrated with
glass:polyimide or glass:epoxy circuit board materials [5]. A direct-contacting interface between a flexible, parallel
polymer waveguide ribbon and either the board level or MOM level waveguides facilitates integration of the MCMs, while
an expanded beam parallel board-to-backplane connector allows up to 32 optical channels to be inserted into the space
previously occupied by one electrical pin in a standard electrical connector.
3. Board Integrated polymer waveguides
Our interconnect medium is a passive multimode polymer waveguide [6], fabricated using electrical printed wiring board
compatible equipment and techniques. Multimode operation allows sufficient bandwidth (1 00 - 200 GHz.cm) for typical
backplane applications, while ensuring that non-critical manufacturing techniques can be used. Waveguide dimensions
of 25 um width and spacings of 15 um will result in 40 urn pitch, approximately five times more dense than electrical
interconnects at the circuit board level. Figure 2 shows the procedure by which circuit boards can be fabricated to
incorporate a combination of electrical layers and optical layers. First, a thin Kapton layer is temporarily mounted on a
rigid metal carrier. Then a layer of benzoclycobutene (BCB) is deposited on the Kapton, followed by a layer of
polyetherimide (GE Ultem). The BCB material is commercially available from Dow under the tradename TMcyclotene",
while the Ultem is a purified version of a commercially available material. A layer of Si02 is then deposited on the Ultem,
and is subsequently coated with resist. Using contact lithography, the waveguide pattern is transferred into the resist,
and this pattern further transferred into the Si02 by dry etching. This pattern is then transferred into the Ultem core using
oxygen reactive ion etching. The exposed waveguide core is then overcoated with more BOB to yield a rectangular core
waveguide completely surrounded by the BOB cladding. Finally, metal layers are deposited to seal the waveguide
system. The waveguide layers are prepared in a clean environment, however the completed waveguide layer is rugged
and may be handled without requiring special care. The flexible waveguide layers are used directly for the board to MOM
connectors described later, but are also supplied to a printed circuit board manufacturer to be laminated as the last layer
of a multilayer circuit board. The lamination procedure does not differ from that used for a purely electrical circuit board,
and uses pressures of 15 psi and temperatures of 375 F. The completed circuit board does not exhibit any higher loss
than the initial waveguide layer.
Losses for the multimode waveguide system are as low as 0.22 dB/cm at 830 nm wavelength. While these figures are
higher than for acrylic waveguide systems, the polyetherimide and BOB materials do not appear to suffer the degradation
of loss at elevated temperatures which can occur in acrylic systems. A reduced loss of 0.1 dB/cm would allow broad
impact to a range of backplane based systems, while a value of 0.22 dB/cm would allow insertion in a number of SEM-E
based systems incorporating limited fanout.
4. Optoelectronlc devices for optical backplanes
Optoelectronic sources for optical interconnects must be capable of operating in high temperature environments for
several reasons. First, the operating temperature of the systems is typically high (upper temperatures of 80 - 120 C are
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common), and second the optoelectronic devices will frequently be located in close proximity to lCs whose heat
dissipation will raise the temperature over and above that of the ambient environment. LEDs are well suited for reliable
operation at high temperatures, however their maximum output power into waveguides of finite dimensions is limited,
while dominance of risetime by carrier lifetime rather than photon lifetime causes the maximum operating speed to be
80 - 100 MHz. Since optical interconnects are likely to show significant benefit over electrical schemes only at high
seeds, limiting the bandwidth per line to be little more than that available from a high speed electrical bus would simply
provide a temporary alleviation of the bottlenecks. Edge emitting lasers such as compact disk devices are readily
available, can operate at speeds in excess of 1 GHz, and can provide many milliwatts of optical power. Unfortunately
reliability decreases rapidly with increasing temperature, so that long term operation in environments in which the
temperature exceeds 70 C is not possible. In addition, rapid increases in threshold current with increasing temperature
together with limits on maximum drive current reduce the optical output power available at high temperature. Fortunately
a solution is available in the form of vertical cavity surface emitting lasers [7 - 18]. These devices offer simple
manufacture, as the mirrors are formed by growth rather than by cleaving. In addition, threshold currents are low, and
vary comparatively little with temperature. Threshold currents of 1 mA or less have been reported [8], while maximum
output powers of 5-10 mW are readily attainable [9]. Operation at temperatures in excess of 130 C has been
demonstrated with greater than 1 mW output. Initial evaluation of the reliability of these devices indicates that the rapid
failure associated with edge emitters will not be observed for these devices.
Vertical cavity surface emitting lasers are also directly compatible with electrical packaging schemes. In contrast to edge
emitting devices, VCSELs emit light from their upper surfaces, rather than from the edges. This corresponds well to ICs,
in which the bond pads are on the surface rather than on the edges.
For backplane-based systems, interconnect distances are small, and the bandwidth requirements are met by multimode
waveguides. Modal dispersion rather than chromatic dispersion [**] limits interconnect bandwidth, so no need exists to
select an operating wavelength at which material dispersion is minimized. For these short-distance interconnects
wavelengths in the range 0.78 to 0.85 urn are adequate, and are likely to result in lower component cost than solutions
in which long wavelengths are employed.
Significant progress has been made in foundry-cornpatible optoelectronic receivers. An advantage of the choice of short
wavelengths is that detectors can be integrated into receivers using standard foundry-compatible processes. At long
wavelength, either separate detectors must be used, or complicated growth of absorbing layers on GaAs must be
introduced. Both options will result in increased cost. Commercial products are available from a number of sources in
which photodetectors have been integrated with amplifiers in GaAs. Various laboratories are also reporting receivers
in which detectors have been integrated with photodiodes in silicon. Arrays of up to 32 elements have been
demonstrated in GaAs [10], while arrays of silicon receivers are under development.
5. HybrId optoelectronic packaging in multichip modules
In aerospace applications, constraints on available space are such that the optoelectronic devices and interfaces
required to add optical interconnects to a system must be incorporated with the existing packaging. Insufficient space
is available to add packaged optoelectronic devices to existing systems if current commercial packaging techniques are
employed. Demands of smaller size are driving many aerospace processors to use multichip module technologies. As
these packaging technologies gain acceptance, the most directly compatible means of adding the optoelectronic devices
will be to incorporate them with multichip modules. Two distinct categories of MCM packaging technology prevail in the
electrical packaging community, these being chip-first and chip-last. The latter offer easy rework of MCMs by permitting
the removal of individual die from an MCM. The former packaging scheme can offer improved packaging density for
high-performance applications, however rework in this case may consist of removing the entire interconnect structure.
Whichever MCM technology is employed, as greater functionality is conferred on the optical interconnect, a larger
number of optoelectronic die must be incorporated into the module. A scalable packaging scheme should therefore allow
for progressively larger numbers of optoelectronic die to be added without increasing either the time required for
assembly or the cost of the package.
For commercial modules, cost of packaging is an important element of overall module cost. At least part of the
packaging cost is associated with active alignment of optoelectronic devices to either fibers or connector receptacles.
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If alignment could be purely passive, module assembly cost could, in many cases, be reduced. Since the optoelectronic
devices for which critical alignment is required typically occupy only a small area, a packaging technique which features
a packaging cost independent of optoelectronic device count could also be used to define alignment features for the
optoelectronic components of a large number of commercial optoelectronic modules simultaneously if these were
temporarily located on a common substrate. Such commonality of low-cost optoelectronic processing is particularly
important for aerospace modules, since the projected sales of such modules are probably too small to ensure a viable
manufacturing base.
Our approach to optoelectronic packaging for multichip modules is to use existing MCM fabrication equipment, assembly
techniques and materials to define the optical interconnect features. Inevitably some compromises must be made in
adapting an optical interconnect to electrical fabrication equipment, however only by doing so can the existing
manufacturing base be used to produce low cost optoelectronic modules in the early stages of market development
when volumes are low. The objective is to add sufficient features of optical technology to solve the packaging problem,
while minimizing or eliminating the need to modify the electrical packaging process. The packaging scheme we have
adopted in GE's HDI ("High Density Interconnect") multichip module technology. This chip-first scheme uses an adaptive
lithography technique to write either electrical or optical interconnects in exactly the correct location to accommodate
displacements of the die in the packages from their ideal locations. This obviously requires the implementation of a
slightly different interconnect pattern for each multichip module, precluding the use of a fixed mask. In fact the
interconnects are patterned using laser writing to define structures in photoresist. Figure illustrates the general
principle of adaptive interconnects. The die are mounted in receptacles in the multichip module substrate with bond pads
facing upwards. A pattern recognition system searches for key features on each chip, and thus identifies the exact
location of each of the die. The required interconnection pattern is stored in the system, and is represented by a pattern
in which the die are ideally located. The system allows modifications of the interconnection pattern over short regions
(the "adaptive" regions) to accommodate displacement of the die from their ideal positions. An argon-ion laser then
writes the interconnection pattern in photoresist by performing a raster scan and by blanking the beam during the
appropriate portions of each scan. The pattern defined in the resist is then used to etch metal for electrical interconnects,
or to etch a pattern in an Si02 layer deposited above the polymer waveguide core layer for subsequent definition of that
layer by reactive ion etching. Figure 3 shows a simplistic representative in which the adaption process has resulted in
angled waveguides or electrical interconnects to accommodate die mislocation. in fact, the raster scanning process
results in a series of staggered horizontal lines being written, each offset from the last. The HDI process has the flexibility
to write shallow or steep angles, and can implement the raster scan with selectable resolutions. Compatibility with
existing processes requires that the optical waveguides be written using a subset of the existing HDI rules. Our
optimization of the waveguide writing process within these constraints indicated that the waveguides should be written
with as long an adaptive region as possible (500 um) to minimize the loss associated with the maximum device
misplacement of +1- 25 um which results from the limited precision of the pick-and-place machine. Also, the smallest
step size should be selected. the "half-grid" option of the HDI process offers a step size of 1 .5 um while retaining
compatibility with existing HDI fabrication processes. The waveguide written according to these rules exhibit an excess
loss of 1 dB per adaptive offset. This loss, which is in addition to the loss of a straight waveguide, is incurred at both
the transmitter and receiver.
Figure 4 shows schematically the cross-section of a multichip module which incorporates both optical and electrical die.
Since the vertical-cavity surface emitting lasers emit from he surface of the die, and the waveguides in the MCM are
oriented horizontally, a reflector is required to implement the required 90-degree directional change. This reflector is
implemented using the HDI system and laser ablation. Such excimer ablation is already used in the HDI process to trim
substrates and to define vias. Figure 5 shows a cross-section of a 45-degree reflector fabricated using laser ablation.
Excess losses for this air-bounded component are typically 1.0 dB at 830 nm wavelength. The reflector can be air-
bounded, in which case operation is by total internal reflection, or metal coated. Air bounding is suitable for modules
which will be hermetically sealed, since in such packages the possibility of condensation on the end-face does not exist.
Options for metallization within the HDI process include copper, aluminum and gold, each of which can be deposited
with excellent adhesion.
6. Connectors and interfaces compatible with electronic systems
SPIE Vol. 2400 /65
Downloaded from SPIE Digital Library on 05 Feb 2012 to 140.114.195.186. Terms of Use:  http://spiedl.org/terms
6.1 MCM-to-board Interface
Figure 6 shows the arrangement used for our board-to-MCM connector. This interface offers the system integrator the
capability of integrating multichip modules containing optoelectronic devices with hybrid optical:electrical printed wiring
boards without requiring new assembly procedures to be adopted, or requiring new assembly equipment to be used.
A flexible polymer waveguide is fabricated using the techniques described for the board-level waveguides. Close to the
waveguide cores and also located in the waveguide layer are wide "bars", also fabricated from Ultem. After fabrication
of the ribbon, a non-critical alignment technique followed by a selective reactive ion etch process is used to open up
these wide "bars" to form slots. This simple fabrication technique allows slots to be made in both the flexible polymer
waveguide and the MCM- and board-level laminated waveguide layers. A rigid "key" piece is fabricated using a substrate
with properties comparable to those of the underlying circuit board or MCM substrate. Polymer ribs with dimensions and
spacings to match the slots are fabricated using a polymer with robust mechanical properties. The "key" is used to
assemble the components, providing passive alignment of the ribbon to the board, and of the ribbon to the MCM. The
flexible ribbon can be locked in place using an adhesive. Thermoplastic adhesives offer the possibility of removing the
MCM from the board for replacement or rework. The interface is intended to be assembled only a few times, rather than
to serve as a demountable connector to be subjected to a large number of mate/demate cycles. Figure 7 shows the
cross-section of the flexible ribbon, and clearly illustrates the large, multimode waveguide cores.
Figure 8 shows a cross-section of the ribs of the "key". Carefully controlled undercutting allows positive locking of the
key into the two components. While insufficient to ensure permanent location, this aids assembly considerably. Figure
9 shows the measured loss for each of 32 waveguide interlaces in the connector. The minimum loss observed was 0.6
dB, while the mean value was I .28 dB, and the standard deviation 0.6 dB. A systematic variation in loss across the
waveguide ribbon is attributed to the ribs being slightly too thick on this particular sample, with the consequence that
the curvature of the waveguide ribbon resulting from its asymmetric construction could not be compensated by pressure
on the key piece.
The MCM-to-board interlace shown has excellent self-aligning properties. All results shown were obtained without
recourse to additional alignment. Some degree of index matching was provided by the adhesive used to locate the flex
ribbon on the MCM and board. Further optimization of the selection of the adhesive would offer the possibility of reducing
the loss even further.
6.2 Board-to-backplane connector
At the board-to-backplane interface, a demountable optical connection is required which allows multiple removals and
insertions of the printed circuit boards. Low optical loss is required, yet the tolerances of most electrical connectors are
too poor to allow insertion of optical interconnects with direct contact. A further problem to be solved in developing a
hybrid optical/electrical board-to-backplane connector is to facilitate the removal of one electrical pin and the substitution
of multiple optical channels. This is important since in many systems the first bottleneck which may be eliminated by
the use of optical interconnects if that of pincount at the board to backplane interface. Although multiplexing of a number
of electrical channels into one high speed optical line appears to provide a way to avoid this problem, the additional
space occupied by the multiplexing and demultiplexing circuit may prove excessive for a densely packed system,
particularly for aerospace applications in which size is frequently at a premium. Our solution is shown in figure 10. Using
a half-gradient index rod lens pair, an array of waveguides is imaged onto another array through a prism, used to
achieve the 90-degree directional change required. As the board to backplane interface is located in the expanded beam
region between the lens, misalignments of some fraction of the lens diameter are tolerable for an additional loss of 1
dB. Furthermore, since each point on the image plane defines a particular angle with respect to the optical axis, and
each angle is subsequently imaged to a particular point on the conjugate image plane, crosstalk between adjacent
waveguides in the complete connector is governed by misplacements of the waveguides and by aberrations in the
gradient index lens.
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fixtures were made from machinable ceramic. In a version suitable for large scale manufacturing, inserts in a standard
connector shell would be molded in ceramic. At the time of definition of the waveguide layers, registration features are
defined in the waveguide layer. Subsequent exposure ofthese regions, using techniques similarto those used in defining
the slots for the board-to-MCM connector, defines passive registration features which allow the ceramic fixture to be
passively located with respect to the waveguides. Fixtures defined in the ceramic body allow passive location of the
prism with respect to the half-gradient index rod lens
Figure 1 2 shows the crosstalk associated with the connector, and also illustrates the alignment latitude associated with
1 dB additional loss. In the horizontal direction the tolerable misalignment is +0.37/-0.25 mm. The broad alignment
tolerances are obtained at the expense of angular precision, which may be more easily controlled in a typical rack-
mounted system. Angular precisions of 0.2 degrees are required to keep the additional optical loss to I dB. The complete
connector introduces a loss of 3.2 dB. Antireflection coating of the various optical surfaces would be expected to reduce
this figure. The crosstalk measurements suggest that approximately 60% of the aperture of the gradient index lens can
be used if -20 dB is deemed an acceptable optical crosstalk criterion. For the 3 mm lens and a 40 um waveguide pitch
(25 urn guides, 15 urn gaps), over 32 channels could be used with a single lens pair.
7. Conclusion
We have described a packaging technology by which optical interconnects can be added to existing electrical backplane-
based systems while exploiting established materials, processes, and fabrication equipment. The packaging scheme
incorporates the ability to integrate optoelectronic devices with multichip modules, and can also be used to fabricate
large numbers of simpler commercial optoelectronic modules in a single process batch.
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Figure 2. Incorporation of optical waveguide layers into standard circuit boards
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Figure 1. Elements of an optical backplane compatible with insertion in an existing electrical system
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Figure 3: Illustrating the use of adaptive lithography to accommodate displacement of optoelectroflic die in a multichip
module from their intei'ded locations.
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Figure 5. A cross-section of a laser
ablated 45-degree reflector in a BCB
Ultem-BCB waveguide
Figure 6. A schematic illustration
of a board-to-MCM interlace which
allows optically interconnected MCMs
to integrated into optical circuit
boards just as electrically
interconnected MCMs are integrated
into electrical printed wiring boards.
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Figure 4. a schematic cross-section of a multichip module incorporating optoelectronic die
Flex connector
snaps into board
d Board-
Guides
SPIE Vol. 2400 / 71
Downloaded from SPIE Digital Library on 05 Feb 2012 to 140.114.195.186. Terms of Use:  http://spiedl.org/terms
Figure 
7. 
A cross-section of the rectangular w
a
veguides 
in 
the 
flexible 
polym
er 
ribbon 
u
sed for 
the 
board-to-M
CM
 
co
n
n
e
ctor 
Figure 
8. 
A cross section of the "keys" 
u
sed to 
obtain 
passive 
alignm
ent 
of 
the 
flexible 
co
n
n
e
ctor 
to 
the 
lam
inated 
board 
level 
a
nd 
M
CM
-level 
w
a
veguides 
Figure 
9. 
M
easured 
loss 
of 
the 
interlace 
from
 
the 
flexible 
polym
er 
w
a
veguide 
ribbon 
to 
the 
board 
a
nd 
m
ultichip 
m
odule 
level 
w
a
veguides. 
72 
1 SPIE Vol. 2400 
0.0 
—
0.5 
I1.0 ( -1.5 
—
2.0 
—
2.5 
S 
Losses 
a
s 
low
 
a
s 
0.6 
dB 
.
 
M
ean 
loss 
—
 
1 .26± 0.58 dB I I 5 10 15 20 24 
Ch. 
N
o. 
Downloaded from SPIE Digital Library on 05 Feb 2012 to 140.114.195.186. Terms of Use:  http://spiedl.org/terms
UN Figure 10. A gradient index rod lens pair formsthe basis for a parallel board-to-backplaneconector offering compatibility with
electrical connector shell tolerances.
Figure 11. A ceramic fixture is used to
locate the half-gradient index rod lens
to the circuit board.
Figure 12. Crosstalk and tolerance to
misalignment of the board-to-backplane
connector.
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